APPLIED PHYSICS REVIEWS—FOCUSED REVIEW Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing
نویسندگان
چکیده
We present an overview of negative bias temperature instability ~NBTI! commonly observed in p-channel metal–oxide–semiconductor field-effect transistors when stressed with negative gate voltages at elevated temperatures. We discuss the results of such stress on device and circuit performance and review interface traps and oxide charges, their origin, present understanding, and changes due to NBTI. Next we discuss the effects of varying parameters ~hydrogen, deuterium, nitrogen, nitride, water, fluorine, boron, gate material, holes, temperature, electric field, and gate length! on NBTI. We conclude with the present understanding of NBTI and its minimization. © 2003 American Institute of Physics. @DOI: 10.1063/1.1567461#
منابع مشابه
Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor
Articles you may be interested in Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors Appl. Mechanism and lifetime prediction method for hot-carrier-induced degradation in lateral diffused metal-oxide-semiconductor transistors Appl. Effects of gate bias on hot-carrier reliability in drain extended metal-oxide-semiconductor transistors Appl. D...
متن کاملDeep level defects involved in MOS device instabilities
The physical and chemical nature of several defects involved in metal–oxide–silicon (MOS) device instabilities have become fairly well understood through studies involving electron paramagnetic resonance (EPR). Recent EPR studies suggest that some of these defects play important roles in the negative bias temperature instability (NBTI). This paper reviews recent NBTI EPR studies as well as earl...
متن کاملReliability of laser-activated low-temperature polycrystalline silicon thin-film transistors
Related Articles Physical understanding of negative bias temperature instability below room temperature J. Appl. Phys. 112, 104514 (2012) Lg=60nm recessed In0.7Ga0.3As metal-oxide-semiconductor field-effect transistors with Al2O3 insulator Appl. Phys. Lett. 101, 223507 (2012) The mechanisms of random trap fluctuation in metal oxide semiconductor field effect transistors Appl. Phys. Lett. 101, 2...
متن کاملLow-noise and high-frequency clock generation core for VLSI CMOS integration
A new phase-lock loop architecture is proposed to be used as a low-noise and high-frequency clock generation core for VLSI CMOS integration. The novel PLL architecture includes two charge pumps and an active loop filter architecture to implement a dual capacitance multiplication effect, which allows for the implementation of very large loop filter capacitors with very small silicon area. This n...
متن کاملSimulating Negative Bias Temperature Instability of p-MOSFETS
Introduction The degradation of MOSFET devices having relatively thin oxide layers is generally accepted as being mainly associated with the depassivation of silicon dangling bonds at the Si/SiO2 interface. These dangling bonds are initially passivated during the fabrication process by heating in hydrogen or, more rarely, a deuterium environment. The interface trap density is typically reduced ...
متن کامل